Prototyping an efficient and cost-effective method to detect and mitigate random faults in COTS processors