Iterative Instruction Scheduling for a VLIW Processor