The Molen compiler for reconfigurable architectures

The Molen compiler for reconfigurable architectures

Moscu Panainte, E.

Vassiliadis, S. (promotor)
Bertels, K. (promotor)

Electrical Engineering, Mathematics and Computer Science

2007-06-20

In this dissertation, we present the Molen compiler framework that targets reconfigurable architectures under the Molen Programming Paradigm. More specifically, we introduce a set of compiler optimizations that address one of the main shortcomings of the reconfigurable architectures, namely the reconfiguration overhead. The proposed optimizations are based on data flow analyses at intraprocedural and interprocedural level and take into account the competition for reconfigurable hardware resources and the spatiotemporal mapping. The hardware configuration instructions are scheduled in advance of hardware execution instructions, in order to exploit the available parallelism between the hardware configuration phase and the sequential execution on the core processor. The intraprocedural optimization uses the min s-t cut graph algorithm to reduce the number of executed hardware configurations by identifying the redundant hardware configurations. We also introduce two allocation algorithms for the reconfigurable hardware resources that aim to minimize the total reconfigured area and to maximize the overall performance gain. Based on profiling results and software/hardware estimations, the compiler optimizations and allocation algorithms generate optimized code for the spatio-temporal constraints of the target reconfigurable architecture and input application. Additionally, they guide the selection of hardware/software execution of the operations candidate for reconfigurable hardware execution. In order to evaluate the Molen compiler, we first present an experiment with a multimedia benchmark application compiled by the Molen compiler and executed on the Molen polymorphic media processor with an overall speedup of 2.5 compared to the pure software execution. Subsequently, we estimate that the intraprocedural compiler optimization contributes to up to 94% performance improvement compared to the pure software execution, while the intraprocedural compiler optimization and the allocation algorithms significantly reduce the number of executed reconfigurations for the considered benchmarks. Finally, we determine that the important performance impact of our compiler optimizations and allocation algorithms increases for the future faster FPGAs.

compiler backend
compiler optimization
reconfigurable architecture

http://resolver.tudelft.nl/uuid:8150156e-e633-4319-8685-ccac7b083434

978-90-812020-1-5

Institutional Repository

doctoral thesis

(c) 2007 E. Moscu Panainte